

## **The claims**

The status of the claims is as follows:

- 1 1. (Previously presented) An integrated circuit processor comprising:  
2 a first instruction buffer corresponding to a primary thread;  
3 a second instruction buffer corresponding to a backup thread;  
4 a thread switch mechanism that detects when the primary thread stalls, and in  
5 response thereto, swaps instructions stored in the first instruction buffer with instructions  
6 stored in the second instruction buffer.
- 1 2. (Original) The integrated circuit processor of claim 1 wherein execution of the  
2 backup thread occurs after the swap by executing at least one instruction in the  
3 first instruction buffer.
- 1 3. (Previously presented) The integrated circuit processor of claim 1 further  
2 comprising:  
3 a third instruction buffer corresponding to a second primary thread;  
4 a fourth instruction buffer corresponding to a second backup thread;  
5 wherein the thread swap mechanism further detects when the second primary  
6 thread stalls, and in response thereto, swaps instructions stored in the third instruction  
7 buffer with instructions stored in the fourth instruction buffer.
- 1 4. (Original) The integrated circuit processor of claim 3 wherein the first and second  
2 primary threads simultaneously issue instructions for execution.

1 5. (Previously presented) An integrated circuit processor comprising:  
2 a first primary instruction buffer corresponding to a first primary thread;  
3 a second primary instruction buffer corresponding to a second primary thread;  
4 wherein the first and second primary threads simultaneously issue instructions for  
5 execution;  
6 a first backup instruction buffer;  
7 a second backup instruction buffer;  
8 a thread switch mechanism that detects when one of the first and second threads  
9 stalls, and in response thereto, swaps instructions stored in one of the first and second  
10 primary instruction buffers corresponding to the stalled thread with instructions stored in  
11 one of the first and second backup instruction buffers.

1 6. (Original) The integrated circuit processor of claim 5 wherein the thread switch  
2 mechanism:  
3 (1) detects when the first primary thread stalls, and in response thereto,  
4 swaps the first primary instruction buffer with the first backup instruction buffer;  
5 and  
6 (2) detects when the second thread stalls, and in response thereto, swaps  
7 the second primary instruction buffer with the second backup instruction buffer.

1 7. (Previously presented) The integrated circuit processor of claim 5 wherein the  
2 first and second backup instruction buffers are part of a pool of backup instruction  
3 buffers, wherein instructions in any backup instruction buffer in the pool may be  
4 swapped with instructions in the first primary instruction buffer, and wherein  
5 instructions in any backup instruction buffer in the pool may be swapped with  
6 instructions in the second primary instruction buffer.

1     8.     (Previously presented) An integrated circuit processor comprising:  
2             a first primary instruction buffer corresponding to a first primary thread;  
3             a second primary instruction buffer corresponding to a second primary thread;  
4             wherein the first and second primary threads simultaneously issue instructions for  
5     execution;  
6             a first backup instruction buffer;  
7             a second backup instruction buffer;  
8             a thread switch mechanism that detects when the first thread stalls, and in  
9     response thereto, swaps instructions stored in the first primary instruction buffer with  
10    instructions stored in the first backup instruction buffer, and begins issuing from the first  
11    primary instruction buffer, and that detects when the second thread stalls, and in response  
12    thereto, swaps instructions stored in the second primary instruction buffer with  
13    instructions stored in the second backup instruction buffer, and begins issuing from the  
14    second primary instruction buffer.

- 1 9. (Previously presented) A method for switching between a first thread of  
2 execution and a second thread of execution in a multithreaded processor, the  
3 method comprising the steps of:  
4 (A) providing a first instruction buffer corresponding to the first thread;  
5 (B) providing a second instruction buffer corresponding to the second thread;  
6 (C) swapping instructions stored in the first instruction buffer with instructions  
7 stored in the second instruction buffer.
- 1 10. (Original) The method of claim 9 wherein step (C) is performed when switching  
2 between the first thread and the second thread is required.
- 1 11. (Original) The method of claim 9 wherein step (C) is performed when the first  
2 thread stalls.
- 1 12. (Original) The method of claim 9 wherein step (C) is performed when the second  
2 thread stalls.
- 1 13. (Previously presented) The method of claim 9 further comprising the step of  
2 executing the second thread after the swapping of instructions in step (C) by  
3 executing at least one instruction in the first instruction buffer.
- 1 14. (Previously presented) The method of claim 9 further comprising the steps of:  
2 (D) providing a third instruction buffer corresponding to a third thread;  
3 (E) providing a fourth instruction buffer corresponding to a fourth thread; and  
4 (F) swapping instructions stored in the third instruction buffer with instructions  
5 stored in the fourth instruction buffer.
- 1 15. (Original) The method of claim 14 wherein step (F) is performed when the third  
2 thread stalls.

1 16. (Original) The method of claim 14 wherein step (F) is performed when the fourth  
2 thread stalls.

1 17. (Original) The method of claim 14 wherein the first and third threads  
2 simultaneously issue instructions for execution.

1 18. (Previously presented) A method for switching between first and second threads  
2 of execution in a multithreaded processor, the method comprising the steps of:  
3 (A) providing a first primary instruction buffer corresponding to the first thread;  
4 (B) providing a second primary instruction buffer corresponding to the second  
5 thread;  
6 (C) providing a first backup instruction buffer corresponding to a first backup  
7 thread;  
8 (D) providing a second backup instruction buffer corresponding to a second  
9 backup thread;  
10 (E) simultaneously issuing instructions from the first primary instruction buffer  
11 and from the second primary instruction buffer; and  
12 (F) detecting when one of the first and second primary threads stalls, and in  
13 response thereto, swapping instructions stored in one of the first and second primary  
14 instruction buffers corresponding to the stalled thread with instructions stored in one of  
15 the first and second backup instruction buffers.

1 19. (Previously presented) The method of claim 18 wherein step (E) comprises the  
2 steps of:  
3 (1) detecting when the first primary thread stalls, and in response thereto,  
4 swapping information stored in the first primary instruction buffer with  
5 information stored in the first backup instruction buffer; and  
6 (2) detecting when the second thread stalls, and in response thereto,  
7 swapping instructions stored in the second primary instruction buffer with  
8 instructions stored in the second backup instruction buffer.

1 20. (Previously presented) The method of claim 18 wherein the first and second  
2 backup instruction buffers are part of a pool of backup instruction buffers,  
3 wherein instructions in any backup instruction buffer in the pool may be swapped  
4 with instructions in the first primary instruction buffer, and wherein instructions in  
5 any backup instruction buffer in the pool may be swapped with instructions in the  
6 second primary instruction buffer.

1 21. (Previously presented) A method for switching between threads of execution in  
2 a multithreaded processor, the method comprising the steps of:

3 (A) providing a first primary instruction buffer corresponding to the first thread;

4 (B) providing a second primary instruction buffer corresponding to the second  
5 thread;

6 (C) providing a first backup instruction buffer corresponding to a first backup  
7 thread;

8 (D) providing a second backup instruction buffer corresponding to a second  
9 backup thread;

10 (E) simultaneously issuing instructions from the first primary instruction buffer  
11 and from the second primary instruction buffer; and

12 (F) detecting when the first threads stalls, and in response thereto, swapping  
13 instructions stored in the first primary instruction buffer with instructions stored in the  
14 first backup instruction buffer, and issuing instructions from the first primary instruction  
15 buffer.

1 22. (Previously presented) The method of claim 21 further comprising the step of

2 (G) detecting when the second thread stalls, and in response thereto, swapping  
3 instructions stored in the second primary instruction buffer with instructions stored in the  
4 second backup instruction buffer, and issuing from the second primary instruction buffer.

### **STATUS OF THE CLAIMS**

Claims 1-22 were originally filed in this patent application. In response to the office action dated 03/29/2006, a Request for Reconsideration was filed on 06/29/2006 that included a declaration under 37 C.F.R. 1.132 to remove the Luick reference as prior art. In response to the office action dated 09/14/2006, an RCE and amendment was filed on 09/27/2006. In the pending office action, claims 1-2 and 9-13 were rejected under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 6,348,671 to Doing *et al.* (hereinafter “Doing”) in view of U.S. Patent No. 5,933,627 to Parady and claims 3-6, 8, 14-19, 21 and 22 were rejected under 35 U.S.C. §103(a) as being unpatentable over Doing in view of Parady and further in view of U.S. Patent Application Publication No. 2003/0135711 to Shoemaker *et al.* (hereinafter “Shoemaker”). Claims 7 and 20 were rejected under 35 U.S.C. §103(a) as being unpatentable over Doing in view of Parady, Shoemaker and U.S. Patent No. 6,314,511 to Levy *et al.* (hereinafter “Levy”). Claims 7 and 20 were also rejected under 35 U.S.C. §103(a) as being unpatentable over Doing in view Parady and Shoemaker. No claim was allowed. No claims have been amended herein. Claims 1-22 are currently pending.